Checkability of the circuits in FPGA designs according to power dissipation / Antonjuk, V. V., Drozd, O. V., Drozd, Ju. V., Stepova, G. S. (2019)
Ukrainian

English  Technology and design in electronic equipment   /     Issue (2019, 1-2)

Antonjuk V. V., Drozd O. V., Drozd Ju. V., Stepova G. S.
Checkability of the circuits in FPGA designs according to power dissipation


Cite:
Antonjuk, V. V., Drozd, O. V., Drozd, Ju. V., Stepova, G. S. (2019). Checkability of the circuits in FPGA designs according to power dissipation. Technology and design in electronic equipment, 1-2, 3-9. http://jnas.nbuv.gov.ua/article/UJRN-0000994762 [In Russian].

 

Institute of Information Technologies of VNLU


+38 (044) 525-36-24
Ukraine, 03039, Kyiv, Holosiivskyi Ave, 3, room 209