ISSN 1560-8034, 1605-6582 (On-line), SPQEO, 2019. V. 22, N 2. P. 193-200.

Semiconductor physics

Influence of parameters inherent to ohmic contacts on properties of microwave avalanche transit-time diodes

Ya.Ya. Kudryk, V.S. Slipokurov

V. Lashkaryov Institute of Semiconductor Physics, National Academy of Sciences of Ukraine,
45, prospect Nauky, 03680 Kyiv, Ukraine
E-mail: konakova@isp.kiev.ua

Abstract. In this paper, a review of microwave avalanche transit-time diode (IMPATT diode) structures has been presented. The structure of IMPATT diode with a sharp *p-n* junction on Si has been considered, and functions of the ohmic contacts have been shown. Physical and technical requirements for contacts have been formulated as based on their functional purpose and the existing technological base. A review of existing ohmic contacts and their ranking in terms of suitability and promising use in IMPATT diode have been made. The structure of metallization for IMPATT diode was chosen in the framework of the specificity of the IMPATT diode operation.

Keywords: avalanche transit-time diode, ohmic contact, annealing temperature, current transfer mechanism.

https://doi.org/10.15407/spqeo22.02.193
PACS 73.40.Ns, 85.30.Kk

Manuscript received 23.04.19; revised version received 15.05.19; accepted for publication 19.06.19; published online 27.06.19.

1. Introduction

The development of semiconductor microwave electronics requires an increase in the output power of solid-state microwave-wave generators. Modern avalanche transit time diodes (IMPATT diode) operate in this frequency range of output power of the order of ≥10 W in the pulsed mode. To achieve such initial parameters, there arises the need to use stable ohmic contact with multilayer metallization with the specific contact resistance of the order of $\rho_c \le 10^{-5}$ Ohm·cm^2. An important factor for the use of high-power pulsed IMPATT diode in microwave circuits is account of the specific features of the thermal mode of the diode. To avoid overheating the diode in the pulsed mode, it is necessary to take into account the influence of the specific contact resistance not only on the output parameters, but also on the heating of the semiconductor part of the diode. When developing an ohmic contact, one should take into account the specifics of its use in a specific semiconductor device and its influence on the main parameters of the device, on the basis of which the requirements for the contact are formulated. Usually, it is not possible to create ohmic contact, a resistance of which is much smaller than that of the base area, the temperature dependence of the specific contact resistance affects the temperature dependence of the IMPATT diode output parameters, generation frequency and power. Therefore, one of the important requirements for the ohmic contact to IMPATT diode is a weak temperature dependence.

2. The principle of action of the avalanche transit-time diode

Operation of avalanche transit-time diodes is based on the appearance of a negative differential resistance (NDR) region in voltage-current characteristic (VCC) of the inversely shifted *p-n* junction at the breakdown section, when a certain value of current exceeds the critical one [1, 2]. The negative differential resistance is associated with that voltage and current are in the opposite phase in a certain period of time. The delay in the avalanche increase in the amount of carriers is manifested by the final time of the avalanche current rise, and the delay in passage of an avalanche through the semiconductor structure – due to the final time of carrier passage in the drift region. NDR appears at such a frequency that the sum of these time intervals is equal to the half-period of oscillation. On the inverse VCC, one can observe a downward area, which is called the area with a negative differential resistance.

The paper [3] shows possible types of IMPATT diode. Therefore, as a model, the silicon biavalanche transit-time diode with homogeneous doping the avalanche areas was taken.

© 2019, V. Lashkaryov Institute of Semiconductor Physics, National Academy of Sciences of Ukraine

3. Influence of ohmic contacts on the output characteristics of avalanche transit-time diodes. Physical and technical requirements to contacts for silicon subTHz IMPATT diode

When developing the ohmic contact, it is necessary to take into account specificity of its use in a particular semiconductor device and its influence on the basic parameters of the device, on the basis of which the requirements for contact are formulated. Let us consider the basic requirements for ohmic contact for IMPATT diode. Let's consider the distribution of heat along the structure of IMPATT diode (Fig. 1). The heat flux is mainly generated in the band of *p-n* junction and is removed through the lower ohmic contact into a massive heat sink.

The main parameter of IMPATT diode is the maximum generation power at the optimal frequency P_{out}, which depends on the applied power P_{in} and efficiency η that weakly grows with increasing the temperature *T* [4]:

$$P_{out} = P_{in}\eta(T). \quad (1)$$

The maximum operation power that can be applied to the IMPATT diode P_{in} is determined using the formula:

$$P_{in} = \left(T_{j\,max} - T_{case}\right) / R_{th\ jc}\left(1-\eta\right), \quad (2)$$

where T_{case} is the body temperature; $R_{th\,jc}$. – thermal resistance of the *p-n* junction body; $T_{j\,max}$ – maximum operation temperature on the *p-n* junction, at which the set operation time up to failure is provided. This temperature may be limited by the temperature of degradation of the ohmic contact [5].

The thermoelectrophysical processes in the *p-n* junction can also limit the operation temperature of the *p-n* junction. Operation of IMPATT diode in the constant mode was modeled up to the temperature 277 °C [6], and it was shown that the efficiency of IMPATT diode increases before 227 °C, but with increasing the temperature to 277 °C the efficiency begins to fall sharply.



Fig. 1. Typical IMPATT diode design.

For silicon impulse IMPATT diode, it is usually recommended the limit operation temperature of the *p-n* junction is not higher than 250 °C at a generator temperature of 50 °C. Also, for the pulsed mode, operation of IMPATT diode is recommended at 350 °C [7], which indicates the possibility of operation at this temperature also in the constant mode under condition of stable ohmic contact. It allows maximizing the output power of the device, despite the decrease in efficiency. It is worth noting that the temperature of the resistance to overheating (which may occur, for example, when soldering the device, impulse overloads) and the maximum operation temperature differ considerably. To evaluate the required resistance temperature of the ohmic contact to overheating one can use the known dependence between the temperature and average operating time to failure in silicon: with a decrease in temperature by 40 degrees, the average operation time to failure increases by an order of magnitude. That is, without even considering other mechanisms of degradation, in order to provide 10,000 hours of the operation time to failure, the temperature of contact stability during rapid thermal annealing must be higher than the maximum operation temperature by ΔT_{Ar} = 230 degrees. That is, in order to the ohmic contact does not limit the maximum parameters of the silicon IMPATT diode in the constant mode of operation, it must be resistant to rapid thermal annealing at the temperature T_{max} = 250 °C + + 230 °C = 480 °C. Although the upper contact is under more unfavorable temperature conditions, however, less stringent conditions regarding the thickness of the junction are placed to it as compared to the lower contact, which in our case makes it possible to form contact through a simplified procedure without degrading the IMPATT diode parameters. In order to clarify the temperature of degradation of the lower ohmic contact, it is necessary to take into account the temperature drop on the semiconductor thickness.

Since the main source of heat release is the *p-n* junction region, then the thermal resistance consists of the thermal resistance of p-p^+ sections and the thermal resistance spreading in copper. Contributions from the thermal spreading resistance in copper heat sink in $R_{th\,Cu}$ and in p-p^+ sections ($R_{th\,Cu}$) are related to the size and are calculated by the formula:

$$R_{th} = R_{th\ Si} + R_{th\ Cu} = \left(\frac{h_2}{\lambda_{Si}} + \frac{r}{\lambda_{Cu}}\right) \Big/ S, \quad (3)$$

where *S* is the area of the diode mesastructure, λ_{Si}, λ_{Cu} are the coefficients of thermal conductivity of silicon and copper, respectively, λ_{Si} = 0.8 W/cm·deg, λ_{Cu} = = 3.9 W/cm·deg; *r* – radius of the diode mesastructure; the thickness of the p-p^+ areas h_2 = 1.5 μm. For comparison, $R_{th\,Si}$ = 0.41 deg/W; $R_{th\,Cu}$ = 6.8 deg/W. When using not copper, but diamond heat sink $R_{th\,diamond}$ = 2.6 deg/W. Accordingly, the temperature at the ohmic

contact T_{con} will be lower than that in the *p-n* junction area and equals:

$$T_{con} = T_{case} + P_{in}(1-\eta)R_{th\ Cu}\,. \quad (4)$$

At the temperature near the *p-n* junction $T_{j\ max}$ = 250 °C, the temperature at the ohmic contact will be:

$$T_{con} = T_{case} + \left(T_{j\ max} - T_{case}\right)\frac{R_{th\ Cu}}{R_{th\ Si} + R_{th\ Cu}}\,. \quad (5)$$

In regard to a copper heat sink, T_{con} = 236 °C, for a diamond one T_{con} = 217 °C. The required maximum temperature of rapid thermal annealing without degradation of the contact will be:

$$T_{max\ Cu} = T_{case} + \left(T_{j\ max} - T_{case}\right)\frac{R_{th\ Cu}}{R_{th\ Si} + R_{th\ Cu}} + \Delta T_{Ar}\,. \quad (6)$$

The required maximum temperatures of the rapid thermal annealing without degradation of the contact for the lower ohmic contact will be

$T_{max\ Cu}$ = 236 °C + 230 °C = 466 °C;

$T_{max\ diamond}$ = 217 °C + 230 °C = 447 °C.

That is, in both cases the maximum power is limited by the temperature of the degradation of the ohmic contact.

Of course, this estimate does not take into account the geometric factor. For example, the conicity of the structure leads to a some decrease in the thermal resistance of the p^+-layer, limited by the length of the heat sink. A more radical way to reduce thermal resistance is multi-mesa compositions. Calculation of the thermal resistance of a multi-mesa compositions is listed, for example, in [7], where, due to multi-mesa composition at a frequency of 60 GHz, the output of continuous power at the level of 1 W is reached, which corresponds to the modern level of output power of IMPATT diode with diamond heat sink. However, such a construction introduces additional inductance in series, which may limit its use with frequency growth.

The requirement for the highest possible temperature stability of contacts to the rapid thermal annealing is not the only requirement for them. An important technological parameter is the thickness of the junction area. Under the thickness of the junction area, we will understand the depth of penetration of the contact material into the bulk of semiconductor during the forming annealing, as well as the defects caused by this process. The value of the junction area of the ohmic contact should be much less than the thickness of the high-doping layer (p^+-area), in order to prevent contamination of the drift area with the contact material and germination of defects into the active area. On the other hand, an increase in the thickness of the p^+-area causes not only an increase in the active electric resistance, but also an increase in the thermal resistance (see formula (3)), which reduces the maximum output power.

Therefore, ideally, the thickness of the p^+-area should be much smaller than the thickness of the *p*-area. The thickness of the *p*-area falls with the frequency [8]: for IMPATT diode at 95 GHz – 0.3…0.38 µm, at 220 GHz – 0.16 µm, *i.e.*, it is desirable to limit the thickness of *p*-area with the value of 0.2 to 0.12 µm, respectively. On the other hand, requirement of a thin junction layer is limited by the requirement of good adhesion, that is, the interpenetration of the materials of contact and semiconductor should provide their good mechanical adhesion, which will not degrade under the influence of mechanical stresses that will arise during operation due to the difference in the coefficients of thermal expansion for the materials of contact and semiconductor.

These considerations concern only the lower ohmic contact, to the upper contact such strict conditions are not placed. However, for technological reasons, metallization of the upper contact should not increase the amount of materials needed to form the contacts, that is, it consists of the same layers contained in the lower contact.

Consider also the requirements for the specific resistance of ohmic contacts to IMPATT diode. With an increase in the resistance in series R_s that is the sum of the resistance in series of the diode base and the contact resistance $R_s = R_{ss} + R_c$, the negative differential conductivity G becomes closer to zero [9]:

$$\frac{G}{G_m} = \frac{3 + 2R_sG_m - \sqrt{(3 + 2R_sG_m)^2 - 16R_s\left(G_m + 2R_s\omega^2C^2\right)}}{8R_sG_m}\,, \quad (7)$$

where G_m is the idealized negative differential conductivity, provided $R_s = 0$, ω – cyclic frequency, C – capacitance. Let introduce the substitution $\alpha = -G_mR_s$ and quality factor $Q = -\frac{\omega C}{G_m}$ [10]. The quality factor Q gives information about the threshold and the rate of oscillation growth when IMPATT diode is used for generation.

$$\beta(\alpha, Q) \equiv G_m^{-1}G = \frac{3}{8\alpha} - \frac{3}{8}\sqrt{\frac{1}{\alpha^2} - \frac{4}{9}\frac{1}{\alpha} + \frac{4}{9} - \frac{32}{9}Q^2} + \frac{2}{8}\,. \quad (8)$$

When $R_s = 0$, the variable α is converted to 0, the efficiency is maximal. When R_s grows to the limit where α converts to 1, the efficiency decreases to 0. When G_m is constant, $G \propto 1/R_s$

Then, the drop of the efficiency (relative to some ideal efficiency at R_s = 0) depends on the resistance in series as follows:



Fig. 2. Dependence of the efficiency on α.

$$\eta_t = \frac{P}{P_{\max}} = \frac{27}{4G_m}\left(1-\frac{G}{G_m}\right)^2\left(G - R_s G^2 - R_s \omega^2 C^2\right). \quad (9)$$

We get the efficiency as a function of two variables – α and Q:

$$\eta_t = \frac{27}{4}(1-\beta)^2\left(\beta + \alpha\beta^2 + \alpha Q^2\right). \quad (10)$$

Characteristic Q-values for silicon biavalanche TTD at 95…98 GHz are equal to 3.3…3.8, and the resistance in series of base reaches $(6.7…8.7)\cdot 10^{-6}$ Ohm·cm^2 [11]. As you can see from Fig. 2, in order to minimize the effect of the ohmic contact on the characteristics of IMPATT diode, the specific resistance of the contact should be much less than the resistance in series of base caused by other factors. Technological expedient of formation of the p^+-area in the conical form somewhat reduces the requirements to contact [11], since increases its area in comparison with the area of the p-n junction. However, in terms of contact resistance and in terms of thermal resistance, their contribution is limited to the length of spreading. Take, for example, the concentration in the p^+-area 10^{20} cm^{-3}. In this case, the length of transfer will be

$$L_t = \sqrt{\frac{\rho_c h}{\rho_s}}, \quad (11)$$

where ρ_s is the specific resistivity of semiconductor in the p^+-area, h – thickness of the p^+-area.

At the thickness $h = 2\cdot 10^{-5}$ cm, the specific resistance 10^{-3} Ohm·cm, and the specific contact resistance $\rho_s = 10^{-6}$ Ohm·cm^2, the gain to the radius is about 1.4 μm, which will give a gain in the area at the diameter 35 μm no more than 17%.

Since it is usually not possible to create an ohmic contact, which resistance would be neglected in comparison with the resistance of base area, the temperature dependence of the specific contact resistance influences the temperature dependence of the initial parameters of IMPATT diode, generation frequency and power. Therefore, one of the important requirements for ohmic contact to LPD is a weak temperature dependence.

The main feature in operation of active microwave elements based on IMPATT diode is that the mode of microwave generation is quite sensitive to the presence of hetero-geneity of various origin: dislocations, aggregations of structural defects both in the operation layer and in the metal-semiconductor contact. The active part of the diode is actually located in the near-surface layer of semiconductor, and even a small dispersion of structural properties (for example, near-surface microstresses) is sufficient enough that the IMPATT diode parameters are substantially deviated from the calculated ones or ultrahigh-frequency generation did not occur at all. Therefore, else one important parameter of ohmic contact is the level of internal mechanical stresses, boundary defectness and defectness at the metal-semiconductor interface.

4. Requirements for ohmic contacts in IMPATT diode

Being based on the abovementioned, we formulated the requirements for the ohmic contact, the fulfillment of which is necessary for its successful use in silicon IMPATT diode in the ultrahigh-frequency range:

- specific contact resistance is not higher than 10^{-6} Ohm·cm^2;
- weak temperature dependence of the specific contact resistance;
- temperature stability is not worse than up to 350 °C [5] (optimally to 466 °C);
- contact should also be stable to the influence of other degradation factors that may occur during its operation (radiation and ultrasound radiation, thermal cycling);
- metal-semiconductor contact boundary (<100 nm) that is thick and homogeneous in morphology and phase composition;
- good adhesion;
- minimization of internal mechanical stresses at the metal-semiconductor interface;
- the processes of formation of a contact must be compatible with the technological scheme of formation of the device itself.

To obtain recommendations for creating the optimal contact in silicon IMPATT diode, a review of the literature data on the properties of the formed ohmic contacts to silicon was made, which is given below.

5. Modern level of ohmic contact technology

One of the main parameters of ohmic contacts is the value of resistivity. The minimum value of the specific resistance depends on the current flow mechanism through the metal-semiconductor structure. Through the ideal metal-semiconductor contact, the following current flow mechanisms are possible [12, 13]:

1. Thermoelectric current flow mechanism.
2. Thermal field mechanism of current flow.
3. Field mechanism of current flow.
4. Current flow in metal shunts.

This approach allows us to determine the dominant current flow mechanism at the temperature *T*.

Figs 3 and 4 show the results of using different types of metallization to form an ohmic contact in the system of dependence of the specific contact resistance ρ_c on the concentration of both donor (N_d) and acceptor (N_a) impurities. The solid line indicates the minimum contact resistance calculated with account of the three above-mentioned current flow mechanisms. The dashed line indicates the maximum permissible resistance of ohmic contacts for IMPATT diode in the millimeter wavelength range. Further, we will consider only contacts with the values of the contact resistance below this line, *i.e.*, with the specific resistance not higher than 10^{-6} Ohm·cm^2.

Previously, we can see that only ohmic contacts to the highly doped silicon satisfy the requirement of minimum contact resistance, which makes the presence of n-n^+ and p-p^+ steps in the design of the IMPATT diode mandatory. As shown in Figs 3 and 4, the above requirement satisfies the contacts on the basis of metals: platinum, aluminum, zirconium, vanadium, tungsten; silicides: of titanium, platinum, nickel, cobalt. Deposition of finished silicides often gives preference in the thickness of the interface of the annealed contact.



Fig. 3. Results of the use of metallization to form the ohmic contact in the system to plot the dependence of the specific contact resistance ρ_c on the concentration of donor impurity (N_d) [14-29].



Fig. 5. The dependence of the specific contact resistance (ρ_c) on the annealing temperature (T) of the silicon n-Si ohmic contacts [20, 24, 27, 31, 34-39].



Fig. 4. The results of using metallization to form an ohmic contact in the system to plot the dependence of the specific resistance ρ_c on the concentration of acceptor impurity (N_a) [20, 26, 29, 30, 32-39].



Fig. 6. The dependence of the specific contact resistance (ρ_c) on the annealing temperature (T) of the silicon p-Si ohmic contacts [20, 31, 34, 35].

When forming the ohmic contact to semiconductor, the following concepts and their combinations are generally used.

First, it is possible to select the work function in contact materials, so that, for *n*-type semiconductor, the work function of electrons from metal or compound that was formed during the annealing, φ_m, must be less than that from semiconductor, φ_s, and between metal and *p*-type semiconductor $q\varphi_m > q\varphi_s$. However, this relation is true provided when the junction layer is absent, and the density of surface states at the interface is relatively low. At high levels of surface density, the Fermi level is fixed, and the barrier height is weakly dependent on $q\varphi_m$, which corresponds to the Bardeen limit. The density of surface states can be largely changed by the technological treatment of a semiconductor plate before and after deposition of an ohmic contact. In other words, the set of technological conditions for preparation of the semiconductor surface, methods of deposition and parameters of annealing, to a large extent, can define the specific resistance of the contact.

Secondly, extreme doping of a thin surface layer of semiconductor to provide conditions for tunneling current. These contacts do not require, at least in theory, thermal annealing. However, in practice, most of them are subjected to additional annealing to achieve a minimum value of contact resistance and maximum temperature stability. Another way of obtaining the doped surface layers is to dope the surface from an external source of doping impurity. Doping can also be achieved by ion implantation of the corresponding types, but it leads to the following problems: increased defectness of the near-surface layer and loss of stoichiometry.

Technology of manufacturing ohmic contact, as a rule, is a set of compromise solutions between adhesion and diffusion permeability of the anti-diffusion layer, between the value of the contact resistance and thickness of the junction layer, temperature stability and others. [38, 39]. Depending on the purpose of the contact and the requirements for its parameters, it can consist of one or more layers having different functional values.

In all the above-mentioned current flow mechanisms, to achieve a low value of the specific contact resistance is possible by reducing the height of the potential barrier at the interface of the contact-forming layer/semiconductor.

Technology of diffusion ohmic contact consists of formation of thin strongly doped n^+- and p^+-layers (steps of doping) at the contact-semiconductor interface. They are usually formed during diffusion or ionic doping of the near-contact area of semiconductor with further metallization.

In Figs. 5 and 6, in the system of dependence of the specific contact resistance from the annealing temperature, the results of formation of ohmic contacts with different levels of doping of *n*- and *p*-type silicon, respectively, are shown. It is evident that as contact-forming layer the following refractory materials – V, Hf, Zr, Ti, W, PtSi, WSi – satisfy the requirements of resistivity and heat resistance.

6. Conclusions

From the analysis of literature data and our calculated ones, we can draw the following conclusions:

1. Due to well-developed technology, silicon ultrahigh-frequency IMPATT diodes in the range 80 to 400 GHz are currently the leaders in output power among solid-state small-size generators.

2. A further increase in the power and frequency generation of IMPATT diode puts new demands to ohmic contacts. On the basis of the analysis of literary data and own calculations, a model of the influence of the ohmic contact parameters on the output power of IMPATT diode: the maximum temperature of rapid thermal annealing (formulae (1) to (6)), the thickness of the junction layer and $p^+(n^+)$ area as an addition to the thermal resistance (formulae (1)–(3)), the specific contact resistance and resistance of $p^+(n^+)$ area as an addition to the basis active resistance (formulae (1), (10)).

3. The technical requirements to ohmic contacts for IMPATT diode of the ultrahigh-frequency range have been formulated, the review of the literature data on the formed contacts has been performed.

References

1. Read Jr W.T. A proposed high-frequency, negative-resistance diode. *Bell System Technical Journal*. 1958. **37**, No. 2, P. 401–446. https://doi.org/10.1002/j.1538-7305.1958.tb01527.x
2. Sze S.M, Ng Kwok K. *Physics of Semiconductor Devices*. John Wiley & Sons, Inc. 2006.
3. Slipokurov V.S. Results of studying the electrical and physical characteristics of silicon avalanche transit-time diodes. *Vishyk Zhytomyr. Derzh. Tekn. Univ., Ser.: Tekhn. Nauky*. 2014. **1**, No 68. P. 97–101 (in Ukrainian).
4. Acharyya A., Banerjee S., Banerjee J.P. Dependence of DC and small-signal properties of double drift region silicon IMPATT device on junction temperature. *Journal of Electron Devices*. 2012. **12**, P. 725–729.
5. Belyaev A.E., Basanets V.V., Boltovets N.S. *et al.* Effect of *p-n* junction overheating on degradation of silicon high-power pulsed IMPATT diodes. *Semiconductors*. 2011. **45**, No. 2. P. 253–259. https://doi.org/10.1134/S1063782611020047.
6. Acharyya A., Banerjee S., Banerjee J.P. Effect of junction temperature on the large-signal properties of a 94 GHz silicon based double-drift region impact avalanche transit time device. *Journal of Semiconductors*. 2013. **34**, No. 2. P. 024001. https://doi.org/10.1088/1674-4926/34/2/024001.
7. Tashilov A.S. *Multi-mesa avalanche transit-time diodes of millimeter-wave range with an increased level of microwave output power.* Thesis, candidate of engineering sciences. Nal'chik, 2006 (in Russian).
8. Acharyya A., Chakraborty J., Das Datta K.S., De P., Banerjee S., Banerjee J.P. Large-signal charac-

terization of DDR silicon IMPATTs operating up to 0.5 THz. *Intern. Journal of Microwave and Wireless Technologies*. 2013. **5**, No. 5. P. 567–578. https://doi.org/10.1017/S1759078713000597.
9. Gewartowski J.W. The effect of series resistance on avalanche diode (IMPATT) oscillator efficiency. *Proc. IEEE*. 1968. **56**, No. 6. P. 1139–1140. https://doi.org/10.1109/PROC.1968.6503.
10. Misawa T. Negative resistance in *p-n* junctions under avalanche breakdown conditions, part I. *IEEE Transactions on Electron Devices*. 1966. **1**. P. 137–143. https://doi.org/10.1109/T-ED.1966.15647.
11. Acharyya A., Banerjee J.P. Numerical modeling of series resistance of millimeter-wave DDR IMPATTs. *International Journal of Electronics and Electrical Engineering*. 2012. **2**. P. 9–18.
12. Brillson L.J. *Contacts to Semiconductors. Fundamentals and Technology*. 1993.
13. Belyaev A.E., Boltovets M.S., Kapitanchuk L.M. *et al.* Ohmic contacts Au-Ti-n^+-Si and Au-Ti-Pd_2Si-n^+-Si to silicon microwave diodes. Technics and Microwave Devices. 2009. **2**. P. 31–34 (in Russian).
14. Basanets V.V., Slipokurov V.S., Shynkarenko V.V., Kudryk R.Ya., Kudryk Ya.Ya. Investigation of specific resistance of Ohmic contacts Au–Ti–Pd–*n*-Si for avalanche transit-time diodes. *Tekhnologia konstruirovanie v elektronnoi apparature*. 2015. **1**. P. 33–37 (in Russian).
15. Romanets P.M., Belyaev A.E., Sachenko A.V. *et al.* Theoretical and experimental modelling the specific resistance of vertical ohmic contacts Au–Ti–Pd–n^+-n-n^+-Si in IMPATT diodes. *Semiconductor Physics, Quantum Electronics and Optoelectronics*. 2016. **19**, No. 4. P. 366–370. https://doi.org/10.15407/spqeo19.04.366.
16. Romanets P.M., Konakova R.V., Boltovets M.S. et al. Peculiarities of study of Au–Ti–Pd–n^+-n-n^+-Si multilayer contact structure to avalanche-transmitted diodes. *Semiconductor Physics, Quantum Electronics and Optoelectronics*. 2019. **22**. No.1. P. 34–38. https://doi.org/10.15407/spqeo22.01.35.
17. Sinha A. K. Electrical characteristics and thermal stability of platinum silicide-to-silicon ohmic contacts metalized with tungsten. *J. Electrochem. Soc*. 1973. **120**, No 12. P. 1767–1771. https://doi.org/10.1149/1.2403360.
18. Cohen S.S., Piacente P.A., Gildenblat G., Brown D.M. Platinum silicide ohmic contacts to shallow junctions in silicon. *J. Appl. Phys*. 1982. **53**, No. 12. P. 8856–8862. https://doi.org/10.1063/1.330439.
19. Akiya M., Nakamura H. Low ohmic contact to silicon with a magnesium/aluminum layered metallization. *J. Appl. Phys*. 1986. **59**, No. 5. P. 1596–1598. https://doi.org/10.1063/1.336469.
20. Ballif C., Huljić D.M., Willeke G., Hessler-Wyser A. Silver thick-film contacts on highly doped *n*-type silicon emitters: structural and electronic properties of the interface. *Appl. Phys. Lett*. 2003. **82**, No. 12. P. 1878-1880. https://doi.org/10.1063/1.1562338.
21. Ting C.Y., Chen C.Y. A study of the contacts of a diffused resistor. *Solid-State Electronics*.1971. **14**, No. 6. P. 433–438. https://doi.org/10.1016/0038-1101(71)90051-7.
22. Wittmer M., Studer B., Melchior H. Electrical characteristics of TiN contacts to *n* silicon. *J. Appl. Phys*. 1981. **52**, No. 9. P. 5722–5726. https://doi.org/10.1063/1.329512.
23. Vinod P.N. Specific contact resistance of the porous silicon and silver metal Ohmic contact structure. *Semiconductor Sci. Technol*. 2005. **20**, No. 9. P. 966–971. http://dx.doi.org/10.1088/0268-1242/20/9/014.
24. Lee E.K., Lim D.C., Lee K.H., Lim J.H. Self-aligned Ni-P ohmic contact scheme for silicon solar cells by electroless deposition. *Electron. Mater. Lett*. 2012. **8**, No. 4. P. 391–395. https://doi.org/10.1007/s13391-012-2015-0.
25. Shepela A. The specific contact resistance of Pd_2Si contacts on *n*- and *p*-Si. *Solid-State Electronics*. 1973. **16**, No. 4. P. 477–481. https://doi.org/10.1016/0038-1101(73)90185-8.
26. Berger H.H. Contact resistance and contact resistivity. *J. Electrochem. Soc*. 1972. **119**, No. 4. P. 507-514. doi: 10.1149/1.2404240.
27. Varahramyan K., Verret E.J. A model for specific contact resistance applicable for titanium silicide-silicon contacts. *Solid-State Electronics*. 1996. **39**, No 11. P. 1601–1607. https://doi.org/10.1016/0038-1101(96)00091-3.
28. King P.J., Arac E., Ganti S., Kwa K.S., Ponon N., O'Neill A.G. Improving metal/semiconductor conductivity using AlO_x interlayers on *n*-type and *p*-type Si. *Appl. Phys. Lett*. 2014. **105**, No. 5. P. 052101–052104. https://doi.org/10.1063/1.4892003.
29. Zaima S., Nakatsuka O., Sakai A., Murota J., Yasuda Y. Interfacial reaction and electrical properties in Ni/Si and Ni/SiGe (C) contacts. *Appl. Surf. Sci*. 2004. **224**, No. 1-4. P. 215–221. https://doi.org/10.1016/j.apsusc.2003.08.049.
30. Boberg G., Stolt L., Tove P.A., Norde H. Contact resistance measurements of platinum-silicide and chromium contacts to highly doped *n* and *p* silicon. *Physica Scripta*. 1981. **24**, No. 2. P. 405–407.
31. Zaima S., Yamauchi T., Koide Y., Yasuda Y. Study on determining factors of low contact resistivity in transition metal-silicon systems. *Appl. Surf. Sci*. 1993. **70**. P. 624–628. https://doi.org/10.1016/0169-4332(93)90591-X.
32. Swirhun S., Saraswat K.C., Swanson R.M. Contact resistance of LPCVD W/Al and PtSi/W/Al metallization. *IEEE Electron Device Lett*. 1984. **5**, No. 6. P. 209–211. https://doi.org/10.1109/EDL.1984.25890.
33. Ting C.Y., Wittmer M. The use of titanium-based contact barrier layers in silicon technology. *Thin Solid Films*. 1982. **96**, No. 4. P. 327–345. https://doi.org/10.1016/0040-6090(82)90516-8.
34. Ting C.Y., Crowder B.L. Electrical properties of Al/Ti contact metallurgy for VLSI application. *J.*

Electrochem. Soc. 1982. **129**, No 11. P. 2590–2594. https://doi.org/10.1149/1.2123616.

35. Tsuchiya Y., Tobioka A., Nakatsuka O. *et al.* Electrical properties and solid-phase reactions in Ni/Si (100) contacts. *Jpn. J. Appl. Phys*. 2002. **41**(4S). P. 2450–2454. https://doi.org/10.1143/JJAP.41.2450.
36. Kumar V. Fabrication and Thermal Stability of W-Si Ohmic Contacts. *J. Electrochem. Soc*. 1976. **123**, No. 2. P. 262–269. https://doi.org/10.1149/1.2132801.
37. Lebedev A.I. *Physics of Semiconductor Devices*. Moscow: Fizmatlit Publ. House, 2008 (in Russian).
38. Schroder D.K. *Semiconductor material and device characterization*. John Wiley & Sons, 2006.
39. Murarka S.P. *Silicides for VLSI Applications*. New York: Academic Press, 1983. https://trove.nla.gov.au/version/31883516.

Authors and CV

Ya.Ya. Kudryk, Senior researcher at the V. Lashkaryov Institute of Semiconductor Physics. The area of his scientific interests includes solid state physics, transport properties in metal-semiconductor contacts to SiC, GaN, GaP, InP.



V.S. Slipokurov, Researcher at the V. Lashkaryov Institute of Semiconductor Physics. The area of his scientific interests includes solid state physics, transport properties in ohmic contacts to silicon.